Verilog to RoutingΒΆ The following shows some examples taken from the Verilog to Routing documentation. Primitive Block Timing Modeling Tutorial Classical D-Flip-Flop test Clock associations inference Blackbox detection Timings Full Adder Example Detection of combinational connections Blackbox detection Timings LUT with FlipFlop Example Blackbox detection Carry chain inference