Skip to content
F4PGA Verilog to XML (V2X) 0.0-618-g413dc27 documentation logo
F4PGA Verilog to XML (V2X) 0.0-618-g413dc27 documentation Basic logic gates
Type to start searching
    chipsalliance/f4pga-v2x
    • F4PGA Verilog to XML (V2X) 0.0-618-g413dc27 documentation
    • Examples
    • web CHIPS Alliance Website
    chipsalliance/f4pga-v2x
    • Examples
    • Show Source

    Basic logic gatesΒΆ

    These are some basic logic gates. NOT, AND and NOR are modeled as primitives while XOR is made up of 5 NOR gates.

    • NOT gate
    • AND gate
    • NOR gate
    • XOR gate
    Previous DSP-style block with different modes
    Next NOT gate
    CHIPS Alliance
    GitHub
    © Copyright 2018-2022, F4PGA Authors.
    Created using Sphinx 3.3.0. and Material for Sphinx